Palavra-chave: RISC-V

ASIC ASSEMBLY LANGUAGE EMULATION PERFORMANCE BINARY TRANSLATION OPTIMIZATION COMPUTER ARCHITECTURE LLVM OPENISA PERFORMANCE EVALUATION ASSEMBLY PROGRAMMING EMULATION PROCESSOR FPGA SOFT-CORE